Close
Results 11 to 20 of 21

Threaded View

Previous Post Previous Post   Next Post Next Post
  1. #14
    Senior Member radargeek's Avatar
    Join Date
    Jan 2014
    Location
    York, SC
    Posts
    525
    Thanks Given
    116
    Thanked 571 Times in 270 Posts
    A protected boot loader, checksumming the file, and verifying after write would prevent the majority of "bricked" CPUs due to a bad flash.

    Even better is if the CPU contained two banks/blocks of program memory, and each firmware update is written to the alternate bank, verified, then the vectors re-assigned. A failed update would simply revert back to the previous version still intact in the other bank. I don't know how easy this is to do on PIC24 devices, but if the code is written to be relocatable, or jump addresses are adjusted during the flashing process, it should be doable as long as the CPU has at least 2x the program memory needed to store the firmware.

    Asset protection can be provided through encryption of the file (and decrypted by the boot loader during the flash), and using the PIC's built in program memory protection features.

    I wonder, if one has a bricked CPU if it could be resurrected using a valid firmware file and a PIC programming tool.
    If I passed you on the right, YOU are in the wrong lane!

    2016 Encounters/Saves (to date): 33.8: 1/1 (last 4/13) | 34.7: 1/1 (last 3/11) | 35.5: 19/11 (last 8/28) | K: 1/1 (last 6/26)
    2015 Encounters/Saves: 33.8: 1/0 | 34.7: 13/4 | 35.5: 19/10 | K: 4/1 | LIDAR (sighted/hit with/save): 4/1/1

    ACTIVE CMs: Redline X, K, Ka 2,4,5,8 (highway/long trip RD) | New! V1C 3.8945 K, Ka CS, TMF2 w/YaV1 (in-town RD) | ALP Quad | BlackVue DR650GW-2CH

  2. The Following 2 Users Say Thank You to radargeek For This Useful Post:

    beingaware (02-05-2014), Tman (02-05-2014)

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •